Home > Download > SMU - Question Paper
> MCA > MC0075
Computer Networks
This is the collection of
Sikkim Manipal University (SMU) question and answers for Computer Networks. It will help
to prepare your examination. All question paper are
classified as per semester, subject code and question type of Part A, Part B and Part C with
multiple
choice options
as same as actual examination. SMU question papers includes
year 2025, 2024, 2023 Sem I, II, III, IV, V, VI examinations
of all subjects.
SMU question test set of old,
last and previous year are updated
regularly and it is absolutely free to use. Question paper includes Visual basic 6, VB.Net, C#, ASP.Net,
Web, Oracle, Database, SQL, Software Engineering, C, C++, OOPS, MBA, MCA, BSC IT I have requested
you kindly send me the question paper of Computer Networks, SMU - Master of Computer Application.
Course Name
MCA (Master of Computer Application)
Subject Code MC0075 (Computer Networks)
Get Questions
PART - A
PART - B
PART - C
Subject : Computer Networks
MC0075 : PART - B
| Q. 1 | Pick out the devices, which will not filter
network traffic
1. Hub
2. Bridge
3. Router
4. Repeater |
| | A) | 1 and 2 |
| B) | 1 and 4 | | C) | 2 and 3 | | D) | 3 and 4 | | | | | Q. 2 | Which of the following control word enables
RST 7.5 and RST 5.5? |
| | A) | OA H |
| B) | OD H | | C) | FA H | | D) | FD H | | | | | Q. 3 | Which of the following task is performed by
the instruction LHLD 8050? |
| | A) | Stores the lower byte address in the L
register and the High order Byte address in the
H register |
| B) | Stores the content of 8050 into HL pair
register | | C) | Stores the content of HL pair register into
the memory location with address 8050 | | D) | Exchanges the content of HL pair register
and memory location of address 8050 | | | | | Q. 4 | ____ can perform the following
a) Examine and modify memory contents
b) Make changes in object code
c) Disassemble a section of program i. e.,
convert the object code into the source code |
| | A) | Complier |
| B) | Interpreter | | C) | Debugger | | D) | Assembler | | | | | Q. 5 | In linear decoding method of memory
interfacing individual memory chips are selected
by ____ |
| | A) | Using individual high order address lines |
| B) | Decoding all high order address lines | | C) | Using individual low order address lines | | D) | Decoding all low order address lines | | | |
Click here to get
Computer Networks (MC0075)
New Question
Home > Download > SMU - Question Paper
> MCA > MC0075