P2Pprogrammer 2 programmer

Home > Download > SMU - Question Paper > MSc IT > MT0041

Computer Architecture

This is the collection of Sikkim Manipal University (SMU) question and answers for Computer Architecture. It will help to prepare your examination. All question paper are classified as per semester, subject code and question type of Part A, Part B and Part C with multiple choice options as same as actual examination. SMU question papers includes year 2022, 2021, 2020 Sem I, II, III, IV, V, VI examinations of all subjects.

SMU question test set of old, last and previous year are updated regularly and it is absolutely free to use. Question paper includes Visual basic 6, VB.Net, C#, ASP.Net, Web, Oracle, Database, SQL, Software Engineering, C, C++, OOPS, MBA, MCA, BSC IT I have requested you kindly send me the question paper of Computer Architecture, SMU - Master of Science in Information Technology.

Course Name        MSc IT (Master of Science in Information Technology)

Subject Code       MT0041 (Computer Architecture)

Get Questions        PART - A    PART - B    PART - C

Computer Architecture Syllabus.

Unit 1: Basic structure of a Computer
Functional Units – Input, Output, Memory, ALU and Control Units, Operational Concepts, Fundamental Computer Architecture – Stack Machine, The Accumulator Based Machines,
The Load/ Store machine, Role of Operating Systems, Bus Structure –Two Bus Organization, Single Bus Organization, The Bus Standards,

Unit 2: Addressing Methods and Program Sequencing
Bus Addressability – big Endian and Little Endian assignments, Word Alignment, Accessing numbers. Characters and character strings, Instructions and Instruction sequencing, Addressing Modes, Stacks, Subroutines

Unit 3: The Processing Unit
Data Path inside a CPU, Single Bus Structure, Two Bus Structure, Three Bus Structure, Execution of a complete instruction, Sequencing of control signals, Hardwired Control,
Micro-Programmed Controls

Unit 4: Main Memory
Basic Concepts, Static and Dynamic Memories, Memory System considerations, Memory Interleaving, cache Memory, Virtual Memory, Memory Management, The VAX – 11 Virtual Memory System

Unit 5: Input Output Organization
Basic IO Operations, Programmed I/O, Interrupt Driven I/O, Interrupt Handling, Types of Interrupts, Direct Memory Access, Synchronization requirements for DMA and Interrupts

Unit 6: Computer Arithmetic
Number Representation- Non-negative Integers, Negative Integers, Infinite-Precision Ten’s Complements, Finite-Precision Ten’s Complements, Finite-Precision Two’s Complements,
Binary Arithmetic, Binary Addition, Subtraction, Overflow and Underflow, Multiplication – Unsigned Integer Multiplication Integers: Straight forward Method, Unsigned Integer Multiplication Integers: An efficient Method, Positive Integer Multiplication, Signed Integer Multiplication, Introduction to Booth’s Algorithm, Booth’s Multiplication Algorithms, Advantages and limitations of the Booth’s Algorithm, Division, Floating Point Numbers, Real Numbers

Unit 1: Computer Architecture
Evolution of Interpretation of Concept of Computer Architecture, Parallel and Vector Computers, Development Layers, New Challenges, Concrete architecture of Computer
Systems, Abstract Architecture of Processors

Unit 2: Pipelining
Introduction to Pipelining, Principles of Liner Pipelining, Basic Performance Issues in Pipelining, The Major hurdle of Pipelining

Unit 3: High Performance Techniques
Measuring Costs, The role of Applications, The effect of Technological change on Cost, Algorithms and Architecture

Unit 4: Vector Processing
Vector Processing Requirements, Super Scalar Processors, Instructions Set Principles, RISC and CISC

Unit 5: Hierarchical Memory Structures
Memory Hierarchy, Virtual Memory System, Cache Memories and management, Cache Coherence, Branch Prediction

Unit 6: Programming Models
Message Passing Interface, Interconnection Networks

Unit 7: I/O Systems
The Role of I/O, I/O System Storage Management, Evolution of I/O Systems Organization, I/O Processors/ Channels, I/O System Support for Multiprocessors, I/O Subsystems

Home > Download > SMU - Question Paper > MSc IT > MT0041